

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, @ 2017 ALL RIGHT RESERVED.

NOTES:
1. HSF Property: Comply iSupplier system HSF property attribute up-to-date value.

LAIKA

INTEL TIGER LAKE-UP3 14" 360 SODIMM

WLAN

MV2 BUILD

2020.08.28

Marking	Description
I	Install
NI	Non-install
PROTO	Proto type
MP	Mass Production
TAA	Install for TAA
CRITICAL	Critical Parts

21-OCT-2002		
DATE	CHANGE NO.	REV

EC

Phase ID	SI	DB	PV / MV
R326	10K_ohm	10K_ohm	10K_ohm
R327	10K_ohm	10K_ohm	10K_ohm
	0V	1.5V	0V

BIOS BUILD ID

	BUILD_ID1	BUILD_ID0
DB	0	0
SI	0	1
PV	1	0
MV	1	1

Index

COVER (1)
index (2)
Block Diagram (3)
Power Procedure (4)
SMBUS / I2C map (5)
selector (6)
STORAGE MODE (7)
Charger_ISL9241 (8)
Barrel/DP select (9)
P5V0DS (SYV128CRAC) (10)
P3V3DS (SYV126B) (11)
DDRQ_SY8310R (12)
P2V5 (RT8097A) (13)
P1V8DS (RT8068A) (14)
CPU VR controller_RT3613EB (15)
PVCORE_MOS (16)
PVCCIN_AUX (MP2941B) (17)
Power on Sequence (18)
Power Load SW1 (19)
CPU Power Load SW (Volume) (20)
Enable Pin (21)
Thermal & FAN_BigCore (22)
MCP-Memory (23)

SPI ROM (24)
MCP-GPIO1, LPC, SPI (25)
MCP-GPIO2, I2C, UART (26)
MCP-MISC, HDA, JTAG (27)
MCP-CSI, CNV (28)
MCP-PCIE, USB3, USB2 (29)
MCP5-CLK, RTC, CFG (30)
MCP5-DDI, TCP (31)
MCP5-POWER MANAGEMENT (32)
MCP5-POWER1 (33)
MCP5-POWER2 (34)
MCP5-POWER3 (35)
MCP5-GND, RSVD (36)
MCP-STRAPS-1 (37)
MCP-STRAPS-2 (38)
DDR4_SO-DIMM0 (39)
DDR4_SO-DIMM1 (40)
EC_IT5571_ICE LAKE (41)
KB conn & LED (42)
40PIN EDP+CAM+TOUCH (43)
SSD_M2_2280_S3_M-Key (44)
TI_TPS659875_TBT (45)
TypeC_w/o re-timer (46)


Type-C CNTR (47)
USB3.0 conn (48)
TPM 2.0 (49)
Audio_Codec_ALC3314 (50)
Wlan_M2_2230_NGFF_E-Key (51)
Card Reader (52)
TouchPad & Screw (Intel) (53)
Accelerometer-2D(MB) (54)
FINGER PRINTER (55)
FINGER CLIP (56)
HDMI RETIMER 2.0 PS8409 (57)
HDMI_KBL (58)
NGFF - WWAN(X360 ONLY) (59)
MB to DB conn(X360) (60)
DEBUG PORT / ESPI DEBUG CNTR (61)
small board (62)
Audio USB &LID Board (63)
USB3.0 re-driver(PS8713) (64)
USB3.0 conn (65)
DB3_G-Sensor and MAG (66)
EMI Solution (67)
RF Solution (68)
BTO table (69)

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
INDEX			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	X01
SHEET 2 of 20			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

Laika 14"x360 TGL-UP3 Function Block Diagram



INVENTEC

				TITLE			
				MODEL,PROJECT,FUNCTION			
				Block Diagram			
		SIZE	CODE	DOC NUMBER		REV	
		A3	CS	1310xxxxx-0-0		X01	
CHANGE by		XXX	DATE	21-OCT-2002			
PCB PIN		60xxxxxxxxxx	PCB VER	XXX			
				SHEET 3 of 70			



INVENTEC

TITLE MODEL,PROJECT,FUNCTION
Block Diagram


SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01

SHEET 4 of 70

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

TIGER LAKE U

EC



INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
KBC			
SHEET	CODE	DOC NUMBER	REV
1	CS	131000000-0-0	X01

CHANGE	BY	DATE
PCB PIN	XXXXXXXXXX	21-OCT-2022
PCB VER	PCB VER	PCB VER
6D000000000000000000	XXX	XXX

SELECTOR

VER.04_20171113

D

C

B


A

D

C

B

A



INVENTEC


TITLE MODEL, Diagram, FUNCTION

SIZE A3 CODE CS DOC NUMBER 1310XXXX-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002 PCB P/N 60XXXXXXX SHEET 6 of 70


STORAGE MODE


VER.01_20170918

**INVENTEC**TITLE
MODEL PROJECT,FUNCTION

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 7 of 70			

CHANGE by PCB PIN	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
----------------------	---------------------	-----------------	--------------------






INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310XXXX-0-0 REV X01
SHEET 9 of 70

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60XXXXXXXXXX PCB VER XXX



S3	S5	STATE	BUCK	VTTREF	VTT
High	High	S0	On	On	On
Low	High	S3	On	On	Off (High-Z)
Low	Low	S4/S5	Off (Discharge)	Off (Discharge)	Off (Discharge)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
S5/S3 Rising Threshold	$V_{S,R}$		1			V
S5/S3 Falling Threshold	$V_{S,F}$			0.3		V
S5 Voltage for USM Mode	$V_{S5,USM}$		1		1.8	V
S5 Voltage for PFM Mode	$V_{S5,PFM}$		2.1		V_{IN}	V

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	X01
SHEET		12 of 70	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

D

D

C

C

B

B

A

A





Figure 4—Start-up power sequence

Table 1—MODE Select

State	Interleaving	VID Down	Resistor to GND
M1	N	Slew down	0
M2	Y	Slew down	90 K
M3	Y	Decay	150 K
M4	N	Decay	>230 K or float

Table 2—FS Selection

State	Fs	Resistor to GND
M1	500kHz	0
M2	700kHz	90 K
M3	1000kHz	150 K
M4	1200kHz	>230 K or float

Table 3—VID control Bit logics

VID1	VID0	VOUT(V)
0	0	0
0	1	1.1
1	0	1.65
1	1	1.8

Table 4—CLM/Phase Selection

State	CLM	Resistor to GND
M1	7A	0
M2	10A	90 K
M3	13A	150 K
M4	16A	>230 K or float

Platform		IccMAX (A)	TDC (A)
ICL	U	32	14
	Y	22	8.5
TGL	U	32	16
	Y	24	12

TDC=16A
ICC MAX =32A

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	X01
SHEET	17	of 70	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

POWER ON SEQUENCE




Figure 2. Typical Timing of Controller Power-On

Laika	Vboot =1.8V 2 Phase	Vboot =0V 2 Phase	Vboot =1.8V 3 Phase	Vboot =0V 3 Phase
R66198	11.8k	0 ohm	0 ohm	0 ohm
R66095	80.6k	80.6k	402k	348k
R66092	2k	590 ohm	2k	825 ohm
R66089	8.45k	8.45k	7.5k	7.5k


BTO Table





TGL	L=0.24H, DCR=1.19mohm, LL=2mohm, Iccmax=47A, F=450KHz	
	2phase	3phase
R66198	11.8k_1%_2	0_5%_2 (60130B0000ZT)
R66095	80.6k_1%_2	402k (6013A0084801)
R66089	8.45k_1%_2	7.5k_1%_2 (6013A0085901)
R66036	NI	4.7_5%_3
C66036	NI	1000pF_50V_2
R66035	NI	2.2_5%_3
R66039	NI	5.1_5%_2
R66040	NI	0_5%_2
R66041	NI	100K_1%_2
C66035	NI	0.1UF_16V_2
C66039	NI	1UF_6.3V_2
C66030	NI	10UF_25V_5
C66031	NI	10UF_25V_5
R66030	NI	SHORT_0402_15
R66031	NI	SHORT_0402_15
U66030	NI	RICHTEK_RT9610CGQWP
Q66030	NI	AOS_AONY36352
L66030	NI	ETQP3LR24CFM
PAD66030	NI	I
R66024	NI	3.92K_1%_2_(6013A0019001)
R66032	NI	680_1%_2
R66034	NI	2.87K_1%_2
R66037	NI	3.92K_1%_2_(6013A0019001)
C66033	NI	0.1UF_16V_2
C66034	NI	0.1UF_16V_2
R66044	10K_5%_2_(60130B1030ZT)	NI
R66045	10K_5%_2_(60130B1030ZT)	NI
C66099	NI	15UF_25V_(6010B0185101)

INVENTEC



MODEL, PROJECT, FUNCTION		Block Diagram	
SIZE	CODE	DOCNUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	18	of 39	

CHANGE#	xxx	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxx	PCB VER	xxx





Input		Output
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	H








INVENTEC





TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 20 of 70			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX




REFER PDG Figure 265.



INVENTEC				
TITLE				
MODEL,PROJECT,FUNCTION				
Block Diagram				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxx-0-0	X01	
SHEET		of 21	70	

CHANGE by	XXX	DATE	XXXX-XX-XX
PCB P/N	6PN6xxxxxxx	PCB VER	XXXX-XX-XX

VER.04_20171011



CPU SIDE



FAN SIDE

CHANGE by	XENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XVER>

MCP-MEMORY

U4500



U4500



INTEL_J87879_BGA_1449P

6025B0422101

POV6M_VREF_CA

POV6M_VREF_DQ

6025B0422101

INTEL_J87879_BGA_1449P

POV6M_VREF_DQ


REFERENCE:4500~4949

INVENTEC


CHANGE#	XXX	DATE	PCB VER#	PCB PART#
PCB PIN	6025B0422101			

MODEL,PROJECT,FUNCTION	SIZE	CODE	DOC NUMBER	REV
DDR3_SO-DIMM0	CS	1310XKXK-0-0		X01
	SHEET		23	70

MCP-GPIO1/LPC/SPI



REFERENCE:4500~4949



	BUILD_ID1	BUILD_ID0
DB	0	0
SI	0	1
PV	1	0
MV	1	1

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01
SHEET 26 of 30			

MCP-MISC/HDA/JTAG

D

C

B









A

D

C


B

A



INTEL_J87879_BGA_1449P
6025B0422101

INTEL_J87879_BGA_1449P
6025B0422101




INVENTEC

REFERENCE:4500~4949

CHANGE by				DATE			
PCB P/N				PCB VER			
60xxxxxxx				21-OCT-2002			
SHEET				27 of 70			

MCP-CSI/CNV



REFERENCE #575882 V2.9

REFERENCE:4500~4949

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE A3

CODE CS

DOC NUMBER 1310XXXX-0-0

REV X01

SHEET 28 of 70

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

MCP-PCIE/USB3/USB2

PORT# TABLE

M2.SSD	PCIE	PCIE4
0	12	0
1	11	1
2	10	2
3	9	3

Table 72. PCH PCIe* Configuration Lane Reversal Mapping

PCIe* Configuration	PCI Express* Lanes				PCI Express* Down Device or Connector Lanes
	PCIe* Controller #1	PCIe* Controller #2 PCH-LP (UP3)	PCIe* Controller #2 PCH-LP (UP4)	PCIe* Controller #3	
1x4	1	5	Not Available	9	3
	2	6	Not Available	10	2
	3	7	Not Available	11	1
	4	8	Not Available	12	0

SSD

CARD READER

WLAN


WWAN

USB3.0 PORT R1

USB3.0 PORT L1


REFERENCE:4500~4949

U4500



INTEL J87879_BGA_1449P
6025B0422101


U4500



INTEL J87879_BGA_1449P
6025B0422101

CHIPSET SKU	Max USB 2.0 Nbr of Ports	USB 2.0 P1	USB 2.0 P2	USB 2.0 P3	USB 2.0 P4	USB 2.0 P5	USB 2.0 P6	USB 2.0 P7	USB 2.0 P8	USB 2.0 P9	USB 2.0 P10 (or CNV BT)	USBx1	USBx2
PREMIUM-UP4	6												
PREMIUM-UP3	10												
MAINSTREAM BASE-UP3	8												

Legend:
Red box: Port Disabled
Green box: Port Enabled
Yellow box: Port Enabled for Intel® Wireless-AC only



BLUETOOTH

WWAN

FP

WEBCAM

USB2.0 PORT TC MB
(FOR TCP2 MAPPING)

USB2.0 PORT L1 MB





USB2.0 PORT R1 DB

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SHEET	29	of	70

CHANGE by	X<ENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	X<VER>

MCP-CLK/RTC/CFG



REFERENCE:4500~4949

INVENTEC

CHANGES	PCB PIN	PCB VER	DATE	21-OCT-2002	SHEET	30	REV	X01
XENIC>	60xxxxxxxxxx	XENIC>						

MCP-DDI/TCP

Table 32. USB3/USB2 Port Pairing for USB-C* Connectors

	Connector C0	Connector C1	Connector C2	Connector C3
CPU USB3 port#	1	2	3	4
PCH USB2 port#	2	3	4	6

To make split xDCI controller working functionally for different USB-C* connectors with increasing port numbers (TCP0_*, TCP1_*, TCP2_*, TCP3_*), recommended to pair with increasing number of USB2 ports from PCH. Simplest form of requirement is to match USB2/USB3 port numbers for USB-C* connectors, but it is not strictly required.

D

C

B


A

D

C

B



A




U4500

EDP

HDMI



TYPEC2



INTEL_J87879_BGA_1449P
6025B0422101

REFERENCE:4500~4949

INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

DOC NUMBER

1310xxxx-0-0

REV

X01

CHANGE by

X<ENG>

DATE

21-OCT-2002

PCB P/N

60xxxxxxx

PCB VER

X<VER>

SIZE

A3

CODE

CS

SHEET

31 of 70

8

7

6

5

4

3



2

1



MCP-POWER1

REFERENCE:4500~4949


#615134		
Voltage Rail	Voltage (V)	S0 Iccmax Current (mA)
PCH UP3 Estimated Icc		
VCCIN_AUX	1.8	9646
VCC_V1098EXT_1P05	1.05	5.3
VCC_V1098EXT_1P05	1.05	5.3
VCCA_C4440_1P18	1.18	509
VCCPRD0_1P05	1.05	2012
VCCPRD0_1P8	1.8	1545
VCCPRD0_3P3	3.3	0.186
VCCDSW_1P05	1.05	61003
VCCDSW_3P3	3.3	0.005
VCCPGPR	3.3	0.022
VCCRTC	1.8	0.0175
VCCDPHY_1P24	1.24	0.000075
		0.002

**Table 372. Differences between Power Maps**



Volume	Premium
VccSTG gated by SLP_S3#	VccSTG gated by {CPU_C10_GATE#}
VCC_VNNEXT_1P05 is not used	VCC_VNNEXT_1P05 is supplied by small dedicated VNN VR to bypass PCH FIVR during light load
VCC_V1P05EXT_1P05 is not used	VCC_V1P05EXT_1P05 is supplied by small dedicated V1.05A VR to bypass PCH FIVR during light load
Various system devices share load switches	Various system devices have their own independent load switches
Note: 1. VCC_VNNEXT_1P05 is also known as VNN BYP 2. VCC_V1P05EXT_1P05 is also known as VP105 BYP 3. Other changes may be present. Refer to the Power Map for details.	





MCP-POWER2




SVTP 6-8
1001



INTEL_J87879_BGA_1449P
6025B0422101



Routing Illustration for SVID Topology



SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty


INVENTEC

TITLE		MODEL,PROJECT,FUNCTION	
		Block	Diagram
SIZE	CODE	DOC NUMBER	
A3	CS	1310xxxxx-0-0	
SHEET		34	of 70


REFERENCE:4500~4949

CHANGE by	X<ENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxx	PCB VER	X<VER>

REFERENCE:4500~4949



MCP-GND



REFERENCE:4500~4949


INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 36 of 70			

CHANGE by	X<ENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	X<VER>

#576591 PIN STRAP


TOP SWAP OVERRIDE



THE STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.
0=DISABLE "TOP SWAP" MODE. (DEFAULT)
1=ENABLE "TOP SWAP" MODE.


THE INTERNAL PULL-DOWN IS DISABLED AFTER PCH_PWROK IS HIGH.

NO REBOOT



THE STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.
0=DISABLE "NO REBOOT" MODE. (DEFAULT)
1=ENABLE "NO REBOOT" MODE (PCH WILL DISABLE THE TCO TIMER SYSTEM REBOOT FEATURE).
THIS FUNCTION IS USEFUL WHEN RUNNING ITP/XDP.


TLS CONFIDENTIALITY



THE STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.
0=DISABLE "NO REBOOT" MODE. (DEFAULT)


THIS FUNCTION IS USEFUL WHEN RUNNING ITP/XDP.

CPUNSSC CLOCK FREQUENCY



0 = 38.4 MHz CLOCK (DIRECT FROM CRYSTAL) (DEFAULT)
1 = 19.2 MHz CLOCK (DERIVED FROM 38.4 MHz CRYSTAL)
THE STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.

BOOT STRAP




THE STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.

THIS STRAP IS USED IN CONJUNCTION WITH BOOT STRAP 1,2,3, (ON GPP_H0, GPP_H1, GPP_H2 RESPECTIVELY).

0000 = MASTER ATTACHED FLASH CONFIGURATION (BIOS / CSME ON SPI). ESPI IS ENABLED

THE INTERNAL PULL-DOWN IS DISABLED AFTER RSMRST# DE-ASSERTS.




P1V05_OUT_FET

RESERVED

DBG_PMODE
DBG_PMODE

THIS STRAP SHOULD SAMPLE HIGH

RESERVED




THIS STRAP SHOULD SAMPLE LOW

SPI0_IO3 SPI0_IO2 SPI0_MOSI


Signal	Usage	When Sampled	Comment
SPI0_IO3	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_IO2	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
SPI0_MOSI	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

RESERVED




EXTERNAL PULL-UP IS REQUIRED.

RESERVED




THIS STRAP SHOULD SAMPLE LOW.
THIS STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.

RESERVED




THIS STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.
THIS STRAP SHOULD SAMPLE LOW.

0 = SPI VOLTAGE IS 3.3V (4.7 KOHM PULL-DOWN TO GND)
1 = SPI VOLTAGE IS 1.8V (4.7K PULL-UP TO DSW_PWROK)



THIS STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.

0 = DDP3 I2C / TBT_LXS2 PIN AT 1.8V
1 = DDP3 I2C / TBT_LXS2 PIN AT 3.3V




0 = DDP4 I2C / TBT_LXS3 PINS AT 1.8V
1 = DDP4 I2C / TBT_LXS3 PINS AT 3.3

TCP3 PU =HDMI / PD =TBT & USB C

THIS STRAP HAS A 20 KOHM \pm 30% INTERNAL PULL-DOWN.

0 = DDP1 I2C / TBT_LXS0 PINS AT 1.8V
1 = DDP1 I2C / TBT_LXS0 PINS AT 3.3V



0 = DDP2 I2C / TBT_LXS1 PINS AT 1.8V
1 = DDP2 I2C / TBT_LXS1 PINS AT 3.3V


INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 37 of 70			


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

MCP-STRAPS-1

607872 TABLE62



ME UNLOCK FLASH



INVENTEC

TITLE

MODEL,PROJECT,FUNCTION

Block Diagram

SIZE

A3

CODE

CS

DOC NUMBER

1310xxxx-0-0

REV

X01

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N





60xxxxxxxxxx

PCB VER



XXX



SHEET

38 of 70



SPD ADDRESS FOR CHANNEL-0
 WRITE ADDRESS:0XA0
 RED ADDRESS :0XA1
 SA0=0,SA1=0,SA2=0
 DDR4 FOR OPERATING SPEED:1867 MT/S
 STRETCH GOAL IS 2133 MT/S
 EVENT_N_1 INDICATES THERMAL EVENT ON DIMM.
 EVENT_N_0 ON ECC DIMM:KEEP A PULL UP IF NO PIN IN PCH






SPD ADDRESS FOR CHANNEL-1
WRITE ADDRESS:0XA4
RED ADDRESS:0XA3
SA0=0,SA1=1,SA2=0
DDR4 FOR OPERATING SPEED:1867 MT/S
STRETCH GOAL IS 2133 MT/S
EVENT_N: INDICATES THERMAL EVENT ON DIMM.
EVENT_N:ON ECC DIMM:KEEP A PULL UP IF NO PIN IN PCH

ARGOSY_D4AR0_26010_1P40_HP_260P
6026B0328101


INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX
TITLE	MODEL PROJECT FUNCTION		
SIZE	A3	CODE	CS
SHEET	40	of	70
DOC NUMBER	1310XXXX-0-0	REV	X01

KEYBOARD CONN(40 PIN)





AC-IN LED



CONNECTOR KEY BOARD 200~299

KEYBOARD BACKLIGHT




INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION KB CONN & LED			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 42 of 70			

M.2 SSD

REFERENCE NUMBER:1900~1949
SUPPORT INTEL TETON GLACIER



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
NGFF- SSD

SIZE CODE
A3 CS

DOC NUMBER
1310xxxx-0-0

REV
X01




CHANGE by: <XENG>
DATE: 21-OCT-2002

PCB P/N: 60xxxxxxx
PCB VER: <XVER>

SHEET 44 of 70

PD CONTROLLER TPS65992D

U2800 BOM CHANGE TO AD VERSION
6019B2045401



U2800 BOM CHANGE TO AD VERSION
6019B2045401

ADCIN1 decoded value ⁽¹⁾	ADCIN2 decoded value ⁽¹⁾	I ² C address Index ⁽²⁾	Dead Battery Configuration
7	5	#1	AlwaysEnableSink: The device always enables the sink path regardless of the amount of current the attached source is offering. USB PD is disabled until configuration is loaded.
5	5	#2	
2	0	#3	
1	7	#4	




Table 2. Decoding of ADCIN1 and ADCIN2 Pins

DIN = R _{CODE} (R _{CODE} = 100) Decoding of ACDIN + ACDIN Pins			Without using R _{CODE} or R _{CODE}	ACDINs decoded value
MIN	Target	MAX		
0	0.0114	0.0228	tie to GND	0
0.0229	0.0475	0.0722	N/A	1
0.0723	0.1074	0.1433	N/A	2
0.1425	0.1899	0.2372	N/A	3
0.2373	0.3022	0.3671	N/A	4
0.3672	0.3588	0.3604	tie to LDO_V15	5
0.7085	0.8502	0.7050	N/A	6
0.9851			tie to LDO_V16	7

Table 5. I²C Default Slave Address for I2C_EC_SCL/SDA

I ² C address index (decoded from ADCIN1 and ADCIN2) ⁽¹⁾	Port	Slave Address								Available During BOOT
		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
#1	A	0	1	0	0	0	0	0	R/W	Yes
#2	A	0	1	0	0	0	0	1	R/W	Yes
#3	A	0	1	0	0	0	0	1	R/W	Yes
#4	A	0	1	0	0	0	1	1	R/W	Yes

0704 T1 SJ MODIFIED

SYSTEM SIDE	CONNECTOR SIDE
TI_TPD6S300RUKR_WQFN_20P	
6019B1927401	

INVENTEC

TITLE	MODEL,PROJECT,FUNCTION
1.1	1.1.1
1.2	1.2.1
1.3	1.3.1
1.4	1.4.1
1.5	1.5.1
1.6	1.6.1
1.7	1.7.1
1.8	1.8.1
1.9	1.9.1
1.10	1.10.1
1.11	1.11.1
1.12	1.12.1
1.13	1.13.1
1.14	1.14.1
1.15	1.15.1
1.16	1.16.1
1.17	1.17.1
1.18	1.18.1
1.19	1.19.1
1.20	1.20.1
1.21	1.21.1
1.22	1.22.1
1.23	1.23.1
1.24	1.24.1
1.25	1.25.1
1.26	1.26.1
1.27	1.27.1
1.28	1.28.1
1.29	1.29.1
1.30	1.30.1
1.31	1.31.1
1.32	1.32.1
1.33	1.33.1
1.34	1.34.1
1.35	1.35.1
1.36	1.36.1
1.37	1.37.1
1.38	1.38.1
1.39	1.39.1
1.40	1.40.1
1.41	1.41.1
1.42	1.42.1
1.43	1.43.1
1.44	1.44.1
1.45	1.45.1
1.46	1.46.1
1.47	1.47.1
1.48	1.48.1
1.49	1.49.1
1.50	1.50.1
1.51	1.51.1
1.52	1.52.1
1.53	1.53.1
1.54	1.54.1
1.55	1.55.1
1.56	1.56.1
1.57	1.57.1
1.58	1.58.1
1.59	1.59.1
1.60	1.60.1
1.61	1.61.1
1.62	1.62.1
1.63	1.63.1
1.64	1.64.1
1.65	1.65.1
1.66	1.66.1
1.67	1.67.1
1.68	1.68.1
1.69	1.69.1
1.70	1.70.1
1.71	1.71.1
1.72	1.72.1
1.73	1.73.1
1.74	1.74.1
1.75	1.75.1
1.76	1.76.1
1.77	1.77.1
1.78	1.78.1
1.79	1.79.1
1.80	1.80.1
1.81	1.81.1
1.82	1.82.1
1.83	1.83.1
1.84	1.84.1
1.85	1.85.1
1.86	1.86.1
1.87	1.87.1
1.88	1.88.1
1.89	1.89.1
1.90	1.90.1
1.91	1.91.1
1.92	1.92.1
1.93	1.93.1
1.94	1.94.1
1.95	1.95.1
1.96	1.96.1
1.97	1.97.1
1.98	1.98.1
1.99	1.99.1
2.00	2.00.1
2.01	2.01.1
2.02	2.02.1
2.03	2.03.1
2.04	2.04.1
2.05	2.05.1
2.06	2.06.1
2.07	2.07.1
2.08	2.08.1
2.09	2.09.1
2.10	2.10.1
2.11	2.11.1
2.12	2.12.1
2.13	2.13.1
2.14	2.14.1
2.15	2.15.1
2.16	2.16.1
2.17	2.17.1
2.18	2.18.1
2.19	2.19.1
2.20	2.20.1
2.21	2.21.1
2.22	2.22.1
2.23	2.23.1
2.24	2.24.1
2.25	2.25.1
2.26	2.26.1
2.27	2.27.1
2.28	2.28.1
2.29	2.29.1
2.30	2.30.1
2.31	2.31.1
2.32	2.32.1
2.33	2.33.1
2.34	2.34.1
2.35	2.35.1
2.36	2.36.1
2.37	2.37.1
2.38	2.38.1
2.39	2.39.1
2.40	2.40.1
2.41	

Block Diagram			
SIZE	CODE	DOC.NUMBER	

SIZE A3	CODE CS	1310xxxxx-0-0	
------------	------------	---------------	--

CHANGE by	XXX
-----------	-----


DATE	21-OCT-2002
------	-------------

SHEET 45 of 70


TGL DP ALTERNATE MODE W/O RE-TIMER

TYPE C CONNECTOR

SOC



PD



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3
CODE CS
SHEET 45 of 70







DOC NUMBER
1310xxxxx-0-0

REV
X01


CHANGE by XXX
PCB PIN 60xxxxxxxxxxx

DATE 21-OCT-2002
PCB VER XXX

TYPE-C



New TBT3 CIO Lines Topology



- ✓ 0Ω resistor might change up to 3Ω to better limit the surge current in an event of VBUS-short to SSX/RX.
- ✓ RX capacitor (330nF ± 10%) was added for better VBUS-short protection on SSRX lines.
- ✓ Discharge resistor (220KΩ) was added to bias SSRX lines due to the new 330nF RX capacitor.
- ✓ TX capacitor (220nF ± 20%) didn't change.
- ✓ ESD (TVS diodes) didn't change.

THUNDERBOLT.



Intel Confidential — Do Not Forward

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	X01
SHEET 47 of 70			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXXXXX	PCB VER	XXX

USB3.0 CONN




INVENTEC

TITLE				
MODEL PROJECT FUNCTION				
USB 3.0 CONN & M/B TO D/B CONN				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxx-0-0	X01	
SHEET		of 48	70	

CHANGE by	XXXX	DATE	
PCB P/N	60N6xxxxxxx	PCB VER	XVER-2002

TPM2.0




INVENTEC

				TITLE			
				MODEL,PROJECT,FUNCTION			
				Block Diagram			
SIZE		CODE		DOC NUMBER		REV	
A3		CS		1310xxxx-0-0		X01	
				SHEET			
				49 of 70			

CHANGE by	X<ENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	X<VER>

Audio Codec

		DVDD (1.8V/3.3V)	DVDD-IO (1.5V/3.3V)	AVDD1 (5V)	AVDD2+CPVDD (1.8V)	PVDD1/2 (5V)
		(mA)	(mA)	(mA)	(mA)	(mA)
1	DVDD=1.8V, DVDD-IO=1.5V	10	5	200	50	2000
2	DVDD=3.3V, DVDD-IO=3.3V	10	5	200	50	2000



INVENTEC

MODEL, PROJECT, FUNCTION	LVDS
CODE	1310xxxxx-0
REV	X01



CHANGES	XXX	DATE	PCB VER 2.1
PCB PIN	6048888888888888	PCB VER 2.1	6048888888888888

CNVI-WLAN HYBRIDE-M.2E KEY

BRI / RGI damping resistor and PU placement :

RGI_DT / BRI_DT damping resistor close to the SoC/PCH ; PU close to the M.2.



RGI_RSP / BRI_RSP damping resistor close to the M.2 ; PU close to SoC/PCH.



OPTION

WAKE#: R1308 MOUNT/R1307 DY/R1302 DY
GPP_C23: R1308 DY/R1307 MOUNT/R1302 MOUNT

PCH SIDE





INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
WLAN & BT			
SIZE	CODE	DOCNUMBER	REV
3	CS	1310xxxx-0-0	X01
SHEET of 51 70			

CHANGE by	XXX	DATE	
PCB P/N	6PNSxxxxxxx	PCB VER	XVER-2002

CARD READER
RTS5237S




Symbol	Description	Min.	Max.	Unit
T_AUXMAIN	Power-on timing between AUX_PWR to MAIN_PWR	0	100	us

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310XXXX-0-0	X01
SHEET 52 of 70			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXX	PCB VER	XXX

EC SIDE




PCH SIDE



- Motion-activated functions
- Display orientation
- Shake control
- Pedometer
- Gaming and virtual reality input devices
- Impact recognition and logging

Sensor Debug Port




INVENTEC

TITLE				
MODEL,PROJECT,FUNCTION CAMERA				
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0		REV X01
SHEET 54 of 70				

CHANGE by	XXX	DATE	21-OCT-2007
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

FINGER PRINTER



Pin Define	
PIN 1	3.3v
PIN 2	3.3V
PIN 3	D-
PIN 4	D+
PIN 5	GND
PIN 6	LOCK_N
PIN 7	FPR_OFF
PIN 8	Lid-Close

INVENTEC

FINGER CLIP FOR MEMORY

6053B1063701

DDR

SSD


INVENTEC

MODEL,PROJECT,FUNCTION
Block Diagram

CHANGED XXXX DATE 21-OCT-2002
PCB PIN 6DXXXXXXXXXX PCB VER XXX

SHEET 01 OF 01
CODE CS DOCNUMBER 1310XXXX-D-0 REV X01

HDMI




INVENTEC

TITLE
MODEL,PROJECT,FUNCTION

SIZE	CODE	DOC.NUMBER 1310xxxx-0-0	REV X01
------	------	----------------------------	------------

A3 CS SHEET 58 of 70

CHANGE by	XJENG>	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XVER>




INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram


CHANGE#	xxx	DATE	21-OCT-2002	SHEET	CS	DOCNUMBER	REV
PCB PIN	60xxxxxxxxxx	PCB VER	xxx	SHEET	01	1310xxxxx-D-0	X01

MB TO USB AUDIO BOARD CONN

MB TO USB&AUDIO



LID SW 2



INVENTEC





TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SHEET	CODE	DOCNUMBER	REV
68	CS	1310xxxxx-0-0	X01
SHEET 68 of 28			

CHANGES	xxx	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxxx	PCB VER	xxx

DEBUG PORT / ESPI DEBUG CNTR

DEBUG PORT

DB	MB	PIN DEFINE
22	1	P3V3A
6	2	LPC_FRAME_ESPI_CS#
7	3	LPC_ESPI_IO<3>
8	4	LPC_ESPI_IO<2>
9	5	LPC_ESPI_IO<1>
10	6	LPC_ESPI_IO<0>
11	7	ESPI_CLK_33MHz
12	8	ESPI_RST_N
16	9	EC_RST#
3	10	DGND
28	11	UART_HEADER_TXD
29	12	UART_HEADER_RXD



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 61 of 70			

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxx	PCB VER	XXX

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, ALL RIGHT RESERVED.

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

SMALL BOARD


21-OCT-2002		A
DATE	CHANGE NO.	REV

DESIGN/ DRAWER	SEB CHANG	DATE	21-OCT-2002
CHECK	SEB CHANG		
APPROVAL	CHO ADAM		
FILE NAME	F:\INVENTA\TOUCH SCREEN\BFBAD		
PCB PN	60XXXXXXXXXX	PCB VER	XXX



INVENTEC			
mua MODEL,PROJECT,FUNCTION			
SIZE	CODE	DOCNUMBER	REV
A3	CS	131000000-0-B	X01
SHEET 65		of 10	

USB BOARD


VER.09_20171109
LOCATION: 9000~9200



COMBO JACK



SI 09/17




INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET of 63 70			

USB3.0 re-driver

LOCATION: 9000~9200





INVENTEC				
TITLE				
MODEL, PROJECT, FUNCTION				
USB 3.0 CONN & M/B TO D/B CONN				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxxx-0-0	X01	
SHEET		of 64	70	

CHANGE by	XXXX	DATE	
PCB P/N	6PN6xxxxxxx	PCB VER	XVER-2002

LOCATION 2400~2499

LOCATION: 9000~9200




INVENTEC

TITLE		
MODEL PROJECT FUNCTION USB 3.0 CONN & M/B TO D/B CONN		
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0
REV X01		
SHEET of 65 70		

CHANGE by	XXX	DATE	
PCB P/N	6096xxxxxxx	PCB VER	XVER OCT-2002

EMI SOLUTION











INVENTEC				
TITLE				
MODEL,PROJECT,FUNCTION				
Block Diagram				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxxx-0-0	X01	
SHEET 67 of 70				

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60XXXXXXXXXX	PCB VER	XXX



RF SOLUTION

LOCATION: 7500 - 7599



SI 09/20 RF

SI 09/20 RF



INVENTEC

MODEL, PROJECT, FUNCTION

Block Diagram

CHANGES	XXX	DATE	21-OCT-2002	SHEET	1310XXXXXX-0	REV	X01
PCB PIN	60XXXXXXXXXX	PCB VER	XXX	SHEET	68		

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 70 of 70			

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		70 of 70	